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Polymer residue from Polymethyl methacrylate (PMMA) on transferred graphene is a common
issue for graphene devices. This residue affects the properties of graphene. Herein, we have
introduced an improved technique to reduce the effect of this residue by deep UV (DUV) exposure
of PMMA coated graphene samples within the wet transfer process. This technique has
systematically been evaluated by optical microscopy, Raman spectroscopy, X-ray photoelectron
spectroscopy, and electrical measurements. The results show that this residue is effectively reduced
on the graphene surface after DUV treatment. In addition, the electrical characteristics of trans-
ferred graphene confirm that the sheet resistance and contact resistance are reduced by about 60
and 80%, respectively, after the DUV exposure. Electrical current transport characteristics also
show that minimizing this residue on the graphene surface gives less hysteresis of electronic trans-
port in back-gate graphene field-effect transistors. Furthermore, repeating electrical tests and aging
shift the neutral point voltage of graphene. We attribute these improvements to cleaving of the
chemical bonds in PMMA by DUV exposure and hence increasing the solubility of PMMA in ace-
tone for subsequent processing steps. This work provides a unique route to enhance the electrical
properties of transferred graphene after the fabrication process. Published by AIP Publishing.
[http://dx.doi.org/10.1063/1.4983185]
The attractive properties of graphene, such as near-zero
bandgap, high electrical conductivity, high mobility, flexibil-
ity, and high transparency, have stimulated a lot of research
interest.1 One of the promising applications for graphene is in
graphene field-effect transistors (GFETs). However, this
device suffers from many issues such as open bandgap and
doping of the graphene.2 In addition, it is confirmed that the
hysteretic phenomenon in this kind of device is highly depen-
dent on the graphene surface and also ambient conditions.3
Polymethyl methacrylate (PMMA) residue is one of the major
issues that affect graphene surfaces after the wet-transfer pro-
cess, which is used within the fabrication process of GFETs to
transfer chemical vapour deposition (CVD)-graphene on
desired substrates. This residue results in the shifting of the
Dirac point, reducing the mean free path and mobility of car-
riers.4 Moreover, it alters the electronic band structure of gra-
phene when it is adsorbed at the edge or at defect sites.5
Removing the residue of PMMA is a challenging issue for
obtaining a graphene sheet with its intrinsic electronic proper-
ties.6 There are many techniques used to reduce the effect of
this residue such as a modified Radio Corporation of America
(RCA) cleaning process. However, this technique requires the
complicated wet chemistry and is limited to cleaning only a
local area.7 Formamide liquid (CH3NO) has also been used to
minimize the PMMA issue,8 but this requires a long time
(overnight) to deal with the PMMA issue. Other teams have
tried to reduce this residue by using the annealing process in
the forming gas at different temperatures. However, a
systematic study of PMMA decomposition on graphene has
proved that this technique cannot entirely remove the
residue.9
In this work, we report an improved technique using
deep UV treatment to effectively remove the PMMA layer
from the transferred graphene surface and improve the prop-
erties of graphene. A systematic study of the current trans-
port characteristic was carried out to investigate the
hysteresis behavior in back-gate GFETs, which are fabri-
cated with a width of 80 lm and two different channel
lengths (90 and 190 lm). In addition, the effects of repeating
the electrical test and aging process on the performance of
fabricated devices are investigated.
The monolayer graphene was obtained from Graphene
Supermarket (USA), and it was synthesized on both sides of
25 lm thick copper foil by the chemical vapour deposition
(CVD) method.10 The improved wet transfer process was
used to transfer ultra-clean graphene onto SiO2/Si substrates
as follows. First, PMMA was dissolved in a chlorobenzene
solution with a concentration of 10 mg/ml and spin-coated
on one side of the graphene film at a spin speed of 4000 rpm
for 30 s. Then, the sample was baked at 180 C for 1 min. To
etch the Cu substrate, DI water (DIW):HNO3 at a ratio of 3:1
was used for 3 min followed by etching in 0.1 M ammonium
persulfate for approximately 3 h with the endpoint deter-
mined when Cu was no longer visible. Afterwards, samples
were etched for an additional 7 h in a separate fresh ammo-
nium persulfate bath to ensure that the Cu was completely
removed. The resultant PMMA/graphene membrane was
transferred to a rinse bath of DIW for 20 min. Subsequently,
monolayer graphene was directly transferred onto SiO2/Si
substrates. Before removing the PMMA layer, the samples
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were irradiated with the deep UV (DUV) light of 254 nm at
180 C for 20 min in air. During the irradiation process, a
DUV lamp was fixed at a distance of 10 cm from the sample.
Finally, a PMMA layer was removed by acetone treatment at
50 C for 30 min followed by cleaning with IPA and DIW.
Graphene on SiO2/Si substrates obtained as such was dried
in a vacuum before characterization and measurements.
To pattern graphene films by using an argon Plasma
instead of an oxygen plasma, lift-off resist 3B (LoR) was
spin-coated at 3000 rpm for 30 s on transferred graphene fol-
lowed by the pre-baking at 175 C for 15 min. Then, the pho-
toresist was spin-coated at 4000 rpm for 30 s on the
transferred graphene followed by pre-baking at 100 C for
1 min. After creating patterns on the graphene film using the
photolithography process, post-baking for prepared samples
was achieved in an oven at 120 C for 15 min. Subsequently,
the argon plasma etching process at 50 W and 6 107 torr
for 2 min is used to pattern CVD graphene. A heat sink sheet
was placed underneath the device within the shaping process.
The LoR and heat sink sheet were used to avoid the undesir-
able cross-link of the photoresist on graphene and enable the
photoresist to be completely removed after the cleaning pro-
cess. Samples were then treated with a remover at 60 C for
an hour followed by room temperature for 3 h. Then, samples
were washed with DIW and vacuum dried. To form contact
on graphene channels, the second photolithography using
LoR and Photoresist was performed. Subsequently, the 5 nm
Cr layer was thermally evaporated at 5 106 torr onto the
graphene surface as an adhesion layer. Then, the 50 nm Au
layer was sputtered at 6 107 torr on the top of Cr.
PMMA has been a well-known positive resist in
advanced lithography.11 The main mechanism for this pro-
cess is the cleavage of chemical bonds for PMMA. Bond
cleavage, in both the main chain and side groups, is the result
of the absorption of high-energy radiation. For effective dis-
sociation of PMMA, various radiation sources such as
gamma rays,12 x-rays,13 electron beams,14 proton beams,15
and ion beams16 have been used. Compared with all these
methods, the DUV method excels in terms of simplicity and
cost-effectiveness because DUV of 254 nm can be produced
using inexpensive low-pressure mercury vapour lamps. The
exposure of PMMA to DUV requires several hours at room
temperature,17 and very recently teams have used DUV treat-
ment in combination with heating to reduced exposure dose
to less than an hour.18 Hence, in our current work, we have
optimized DUV exposure of the PMMA layer within the wet
transfer process to effectively remove this layer after acetone
treatment. Under our optimized conditions, we practically
found that the PMMA layer would be effectively removed.
To evaluate the improved wet transfer process by the previ-
ously reported method,10 after transferring graphene onto the
desired substrate and drying process, the sample was baked
at 220 C for 5 min, and then the PMMA layer was removed
by the acetone treatment. The quality and monolayer nature
of transferred graphene were verified using an optical micro-
scope. As shown in the optical image of Fig. 1(a), there are
obvious spots of residual PMMA on the transferred graphene
without DUV treatment. These spots affect the electrical
properties of graphene and contact between the graphene and
electrodes.19 In contrast, Fig. 1(b) displays a typical optical
image of transferred graphene with DUV treatment. It can be
seen that the transferred graphene film was almost clean, uni-
form, and continuous. The monolayer nature of transferred
graphene was evaluated by Raman spectroscopy as shown in
Fig. 1(c). It can be observed from this figure that there is a
peak for the D band in the spectrum of transferred graphene
without DUV treatment at 1341 cm1 that refers to some
defects in monolayer graphene,20 while the D-band is not
observed in the spectrum of transferred graphene with DUV
treatment. The intensity ratio of the 2D to G bands for trans-
ferred graphene by the developed technique was around 2,
whereas it is about 1.6 for transferred graphene without
DUV exposure. It is also clear from Fig. 1(c) that the Raman
spectrum was red shifted after the DUV treatment, and this
means that transferred graphene without the DUV treatment
was p-doped due to the PMMA residue21 and the PMMA
residue was effectively minimized by DUV treatment. These
characteristics indicated that the transferred graphene film
using the DUV treatment was a high-quality monolayer.
X-ray photoelectron spectroscopy (XPS) (Kratos AXIS
Ultra DLD spectrometer, monochromatic Al Ka emission at
1486.6 eV with an operating power of 150 W) was employed
to further examine the amount of PMMA residue on the trans-
ferred graphene surface. Fig. 2 shows the C 1s core-level
spectra of the transferred graphene with and without DUV
treatment. As shown in Fig. 2(a), the spectral components
attributed to the PMMA residue can be clearly observed in the
spectrum of transferred graphene without DUV treatment,
whereas XPS analysis showed a clear reduction in the inten-
sity of these spectral components for transferred graphene
using the DUV technique as illustrated in Fig. 2(b). This indi-
cates that the PMMA residue was effectively minimized by
this technique on the graphene surface.
The electrical characteristic of transferred graphene devi-
ces was studied using a Keysight B1500A semiconductor
device analyzer in air at room temperature. The four-probe
measurement was applied to determine the sheet resistance of
the transferred graphene with and without DUV treatment
onto SiO2/Si substrates. The sheet resistance was in the range
of 450 6 50 X1 for the transferred graphene with DUV
treatment, whereas it was in the range of 1150 6 50 X1 for
the transferred graphene without DUV treatment. These val-
ues are in agreement with those of graphene, transferred by
PMMA and Scotch tape methods.22 It is clear that minimizing
the PMMA residue on graphene surfaces could reduce the
sheet resistance by about 60% in comparison with untreated
graphene. The contact resistance between graphene and elec-
trodes is determined by the two-probe/four-probe method,23
and it was around 118 and 600 X for transferred graphene
with and without DUV treatment, respectively. It can be
observed that the contact resistance of treated graphene is
minimized by around 80% after DUV exposure. These results
confirm that reducing the PMMA residue on the graphene sur-
face will improve the electrical conductivity of graphene and
contact between the graphene and electrodes.
To further investigate the transferred graphene, the hys-
teresis of graphene field effect transistors, which were fabri-
cated with the same width of 80 lm and two length channels
(90 and 190 lm), was measured in the ambient environment.
The gate voltage was continuously applied through the
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backside of devices from 40 to 0 V, then toþ40 V, and
back to 40 V. The source-drain bias (VD) was constant at
0.1 V for all measurements. Fig. 3 shows typical (ID-VG)
transfer curves of treated and untreated devices under for-
ward and backward sweeps. The magnitude of hysteresis in
these devices can be explained in terms of the difference in
the threshold voltages DVth ¼VthbVthf, where Vthf and Vthb
are the threshold voltages under forward and backward
sweeps, respectively. The threshold voltages under both
sweeps are obtained by extrapolating the linear region (ELR)
method.24 The DVth values were 15(24–9) and 8 (29–21) V
for untreated long and short channel devices, respectively,
whereas DVth values were 6 (4þ 2) and 1.2 (3–1.8) V for
treated long and short channel devices, respectively. It is
clear that the values of DVth are reduced by 60 and 75% for
treaded long and short channel devices, respectively, in com-
parison with those of untreated devices, which indicates that
the number of trapped charges at the graphene/SiO2 interface
in untreated devices will be higher than that in treated devi-
ces. This reduces hysteresis in the ID-VG characteristics of
devices treated with DUV (see Figs. 3(c) and 3(d)), com-
pared with untreated devices as shown in Figs. 3(a) and 3(b).
It can also be observed in Fig. 3 that Dirac points (neutral
point voltages Vnp) of devices were positively shifted under
the backward sweep, and this shift is due to the electrical
screening effect which originates from trapped charges at the
graphene/SiO2 interface.
25 In addition, it can be seen in this
figure that Vnp for short channel devices is more positively
shifted than that for long channel devices. This is attributed
to short-channel effects in GFETs.26 The effect of repeating
FIG. 1. (a) and (b) Optical images and
(c) Raman spectrum of transferred gra-
phene onto SiO2/Si substrates without
and with DUV treatment.
FIG. 2. XPS results of transferred gra-
phene on SiO2/Si substrates (a) without
and (b) with DUV treatment, the black
line represents the measured XPS spec-
trum, the blue line corresponds to gra-
phene, and the others indicate PMMA
residue.
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the electrical test on the treated long and short devices with
DUV was also investigated under different recovery times
(1, 10, 20, 50, 100, 200, and 500 s). This effect is explained
in terms of shifted neutral point voltages under both sweeps
as shown in Figs. 4(a) and 4(b). As can be observed in these
figures, the Vnp for both devices shifts with the recovery
time under both sweeps. This indicates that the trapped
charges at the graphene/SiO2 interface have not completely
been released after each test, and these charges will continu-
ously accumulate and increase the electrical field screening
effect for the next test. This behaviour will eventually lead to
an increase in the shifting of Vnp.
27 The values of the neutral
point voltage differences (DVnp¼Vnpb-Vnpf) were reduced
from 5 to 2.7 V for the treated short device and from 5.2 to
3.8 V for the treated long device after the recovery time of
500 s. This means that the number of trapped charges will be
reduced, increasing the recovery time due to the limitation of
interface trap sites at the interface. In addition, these devices
showed less shifting of neutral point voltages when com-
pared with those of published devices.27 This confirmed that
the treated GFETs would be more stable following repeated
electrical measurements. The output characteristics of treated
GFETs were also studied using the four-probe method in air
at room temperature and Vg of 0 V as shown in Fig. 4(c). It
can be seen that there is a linear relationship in IDVD
curves for both devices, which suggests that there is an
Ohmic contact between the graphene and the electrode. The
calculated resistances in this figure were 0.56 and 1.18 KX
for the short and long graphene channels, respectively.
The effect of aging on the performance of treated GFETs
is also studied in terms of shifting neutral point voltages under
the forward sweep, and these devices were left in the ambient
environment without applying any voltage for a month. Fig.
4(d) displays the transfer characteristics of treated devices in
air at room temperature and VD ¼ 0.1 V after aging process.
As shown in this figure, there is a positive shift of Vnp after
the aging process, compared with those devices before the
aging process (see Figs. 3(c) and 3(d)). It can be noticed that
Vnp was shifted from 2 to 23 V for the long channel device
and from 5.5 to 21 for the short channel device after aging. It
is clear that aging causes a shift in Vnp and a decrease in the
current (ID). In addition, the Vnp of long GFET was slightly
higher than that of the short GFET, which suggests that the
long channel device is more affected by an ambient environ-
ment due to the larger area of this device.
The reduction of the polymer residue is a key challenge
in the fabrication of graphene devices. We have demon-
strated the effect of the PMMA residue on the electrical and
surface characteristics of graphene. Deep UV treatment for
20 min at 180 C was employed within the wet transfer pro-
cess to obtain clean, uniform, and continuous graphene, with
typical low sheet resistance. In addition, the contact between
graphene and electrodes was improved following DUV
exposure. It was also confirmed that the hysteresis behavior
in back-gate graphene field-effect transistors is minimized
after reducing the PMMA residue. Furthermore, the treated
devices showed more stability under repeating electrical tests
during the recovery times, compared with untreated devices.
FIG. 3. Current voltage (ID-VG)
transfer curves measured in air at room
temperature and Vd ¼ 0.1 V under for-
ward and backward sweeps. (a) and (b)
Untreated long and short channel devi-
ces. (c) and (d) DUV treated long and
short channel devices.
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Moreover, devices aged for a month exhibited an increase in
the shift of the neutral point voltage of treated devices. We
attributed the improvements in the performance of treated
devices to cleaving of the chemical bonds in PMMA by
DUV exposure and hence increasing the solubility of
PMMA in acetone for subsequent processing steps. This
work presents a viable and achievable approach for prepar-
ing low-cost, simple, and high-performance GFETs.
We acknowledge the financial support by The Higher
Committee for Education Development in Iraq under the
Grant No. D-11–2969.
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FIG. 4. (a) and (b) Shifting of neural
point voltage of treated GFETs under
repeating the electrical test at different
recovery times in air at room temperature
and VD ¼ 0.1 V. (c) Current voltage
(ID-VG) output curves of treated GFETs
in air at room temperature and VG¼ 0 V.
(d) Current voltage (ID-VG) transfer
curves of treated GFETs measured in air
at room temperature and VD ¼ 0.1 V
after aging process.
183103-5 Suhail et al. Appl. Phys. Lett. 110, 183103 (2017)
